Implementation of a Binary Floating Point Fused Multiply-Add Unit, Sachbücher
49,00 €
The fused multiply add (FMA) operation is very important in many scientific and engineering applications. It is a key feature of the floating-point unit (FPU), which greatly increases the floating-point performance and accuracy.Many approaches are developed on floating-point fused multiply add unit to decrease its latency.two of these approaches are implemented in the Verilog hardware description language. ModelSim10.0c is a used to compile Verilog codes and to simulate them.
Deine Shops für beste Deals
Galaxus
Logge dich ein für Coupon Details
24 Punkte
% Best Deal
Versandkostenfrei | Lieferzeit: 2-4 Werktage
Ähnliche Produkte
Produktinfos
Informationen
Lieferzeit:2-4 Werktage
Hersteller:Lap Lambert Academic