Process Variation Tolerant VLSI Designs, Fachbücher
Dynamic gates have been excellent choice in the design of high-performance modules in modern microprocessors. The only limita... Mehr erfahren
Finde die besten Angebote
Bester Preis19 Punkte
Galaxus
Versandkostenfrei
Lieferzeit: 2-4 Werktage
Versandkostenfrei | Lieferzeit: 2-4 Werktage
Ähnliche Produkte
Produktdetails
Dynamic gates have been excellent choice in the design of high-performance modules in modern microprocessors. The only limitation of dynamic gates is their relatively low noise margin compared to that of standard CMOS gates. Traditionally, this issue has been resolved by employing a pMOS keeper circuit that compensates for leakage current of the pull-down nMOS network. In the earlier technology nodes, the keeper circuit could improve reliability of the dynamic gates with minor performance penalty. However, aggressive scaling trends of CMOS technology along with increasing levels of process variations have reduced effectiveness of the traditional keeper approach. This problem is more severe in wide fan-in dynamic gates due to the large number of leaky nMOS devices connected to the dynamic node. In this work a process variation tolerant wide fan-in dynamic OR gate with two new keeper desig.
Informationen
Lieferzeit:2-4 Werktage
Marke:Lap Lambert Academic